

OM
5

9574234622

Sujal Patel (+918121564132)

PM 1CB)


ECE


Digital Circuits.

Dr. Chakrapani.

yeoramsettychakri@gmail.com.

Best of luck

A stylized handwritten signature consisting of two large, overlapping loops, with a horizontal line extending to the right from the bottom of the second loop.




★ Multivibrators Using logic gates.

3


Applications

- ① Astable Multivibrators → Square wave generator
(Free running mv)
- ② Monostable multivibrators → $\begin{cases} \text{(a) Pulse generator} \\ \text{(b) Pulse stretcher.} \end{cases}$
(One shot mv)
- ③ Bistable multivibrators → 1-bit memory.

* Astable Multivibrators Using logic gate.



'0', '1' = Unstable States.




$$\therefore T = 60 \text{ ns}$$

→ Time period of Square wave

$$T = 2 \times (\text{sum of Propagation Delays of all Inverters})$$

$$\therefore f = \frac{1}{T}$$


* Bistable Multivibrators



NOTE:

- If odd no. of Inverters then ~~As~~ Astable mv.
- If even no. of Inverters then Bistable mv.

* Monostable Multivibrator



- After T_1 , the feedback name at gate-1 input is equal to '1' which means the $V_a = 0$. Capacitor charges to +5V with time constant RC .


- Once capacitor charges to +5 Volts.

$$V_b = \text{logic '1'} \Rightarrow \boxed{V_0 = 0} \text{ and } \boxed{V_a = 1} \text{ and}$$

hence the capacitor discharges.


5.

* Pulse Stretching.




Ex = Determine the following multivibrators:

a)




→ So, it is Astable mv.

b)




c)




So, it is Astable mv

④




|||



→ Now it is look like monostable mv.

So, given ckt is monostable mv.

Ex- In the following circuits determine the values of $Q_2, Q_1, Q_0 = ?$ if it is counting the following sequence $\rightarrow 101, 010, 110$



\rightarrow This is nothing but design a Sync Counter using D-FF which counts through the states 5, 2, 6, 5, ...


\rightarrow at time of design use excitation table
 \rightarrow at time of analysis use truth table.

\rightarrow

	P.S.			N.S			FF Inputs		
	Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	D_2	D_1	D_0
⑤	1	0	1	0	1	0	0	1	0
②	0	1	0	1	1	0	1	1	0
⑥	1	1	0	1	0	1	1	0	1

\rightarrow $D_2 = Q_1$

$D_2 = \sum m(2, 5) + d(0, 3, 1, 4, 7)$



$\therefore D_1 = \bar{Q}_2 + Q_0$


$$D_1 = \sum m(6) + d(0, 1, 3, 4, 7)$$

	$\sigma_0 \sigma_1$	00	01	11	10
$\sigma_2 \sigma_3$		X	X	X	0
1		X	0	X	1

$$D_1 = \overline{\sigma_0} \sigma_2 (\sigma_1) \sigma_3 \cdot a.$$

★ Logic Families:

* Transistor as an Inverter:



$$V_{BE, \text{active}} = 0.7V$$

$$V_{BE, \text{sat}} = 0.8V$$

- (i) $V_i = 0V$; Q is OFF $\Rightarrow V_o = +5V$.
- (ii) $V_i = +5V$; Q is ON $\Rightarrow V_o = V_{CE, \text{sat}} = 0.2V$.

$\rightarrow I_B \geq I_{B, \text{min}}$

where $I_{B, \text{min}} = \frac{I_{C, \text{sat}}}{h_{FE}}$

$$\therefore I_B \geq \frac{I_{C, \text{sat}}}{h_{FE}}$$

$\therefore \boxed{h_{FE} I_B \geq I_{C, \text{sat}}}$ \rightarrow For Q to be in Saturation.

$$\rightarrow I_{C, \text{sat}} = \frac{V_{CC} - V_{CE, \text{sat}}}{R_C} = \frac{5 - 0.2}{1K} = 4.8 \text{ mA}$$

$$\therefore I_B = \frac{V_i - V_{BE, \text{sat}}}{R_B} = \frac{5 - 0.8}{22} = \frac{4.2}{22} = 0.19 \text{ mA}$$

$$\therefore h_{FE} I_B = (20)(0.19) = \boxed{3.8 \text{ mA}}$$

* Q is not in Saturation, because,

$$\boxed{h_{FE} I_B < I_{C, \text{sat}}}$$


NOTE: In the above circuits If $h_{FE} = 30$ then
 then $h_{FE} I_B = (30)(0.19) = 5.7 \text{ mA}.$

$$\therefore I_{C, \text{sat}} = 4.8 \text{ mA}.$$

So, Transistor is in saturation, because

$$h_{FE} I_B > I_{C, \text{sat}}.$$

* Transistor switching time:



$t_d =$ delay time.

$t_r =$ Rise time.


$t_s =$ Storage time.

$t_f =$ fall time.

$$\rightarrow t_{on} = t_d + t_r.$$

$$t_{off} = t_s + t_f.$$

* Parameter of Logic Gates:



2) Noise margin:

→ It is the amount of noise that can be allowed without disturbing the normal operation of logic gates.

$$\checkmark \quad NM_H = V_{OH} - V_{IH} = 2.4 - 2.0 = \boxed{0.4V} \quad \uparrow \text{ (-ve noise)}$$

$$NM_L = V_{IL} - V_{OL} = 0.9 - 0.4 = \boxed{0.5V} \quad \rightarrow \text{ (+ve noise)}$$


$$\therefore N.M. = \min(NM_H, NM_L).$$

$$= \min(0.5, 0.4).$$


$$\therefore \boxed{NM = 0.4V}$$

③ Fanout:

→ It is the no. of standard load o/p of gate can drive without impairing its normal operation. The standard load is input current of a logic gate which belongs to the family of driving gate.



$$Fanout_H = \frac{I_{OH}}{I_{IH}} = 10$$



$$Fanout_L = \frac{I_{OL}}{I_{IL}}$$

$$= \frac{24}{2}$$

$$Fanout_L = 12$$

$$\rightarrow F_{\text{max}} = \min (F_{\text{max}H}, F_{\text{max}L})$$

$$\approx \min (10, 12)$$

$$\therefore F_{\text{max}} = 10$$


④ FOM (figure of Merit).

$$\rightarrow P_{\text{avg}} \text{ delay (ns)} \times \text{power dissipation (mW)} \Rightarrow \text{picojoules (PJ)}$$

→ It is used to compare two gates in terms of its performance.


- ① DTL
- ② modified DTL
- ③ TTL
- ④ ECL.

① DTL (Diode Transistor Logic).



A	B	C	Y	
0	0	0	1	D_1, D_2, D_3 are ON D_1, D_2, D_3 are OFF $\Rightarrow Y = +5V$
0	0	1	1	
0	1	0	1	
0	1	1	1	D_1, D_2, D_3 are OFF $\Rightarrow Y = +5V$
1	0	0	1	
1	0	1	1	
1	1	0	1	
1	1	1	0	D_1, D_2, D_3 are OFF D_1, D_2, D_3 are ON, $Y = V_{CE, sat} = 0.2V$

So, it is NAND gate.



→ (i) when Q is on the Voltage at P

$$V_P = 0.7 + 0.7 + 0.8 = \boxed{2.2V}$$

(ii) when Q is OFF $\Rightarrow V_P = 0.7 + 0.2 = \boxed{0.9V}$

→ For Q to be in saturation.

$$h_{FE} I_B \geq I_{C, sat} + N \cdot I$$

$$I_{C, sat} = \frac{5 - V_{CE, sat}}{2.2} = \frac{4.8}{2.2} = \boxed{2.18mA}$$

Stand. Load $I = ?$

$$I = \frac{5 - V_A' - V_{CE, \text{sat}}}{5} = \frac{5 - 0.7 - 0.2}{5}$$

$$\therefore I = \frac{4.1}{5} = \boxed{0.82 \text{ mA}}$$

$$\rightarrow I_1 = \frac{5 - V_P}{5} = \frac{5 - 2.2}{5}$$

$$\therefore I_1 = \frac{2.8}{5} = \boxed{0.56 \text{ mA}}$$

$$\rightarrow I_2 = \frac{V_{BE, \text{sat}}}{R_b} = \frac{0.8}{5} = \boxed{0.16 \text{ mA}}$$

$$\therefore I_B = I_1 - I_2 = 0.56 - 0.16$$

$$\therefore \boxed{I_B = 0.4 \text{ mA}}$$

Let, $h_{FE} = 30$.

$$\therefore 30 \times 0.4 \text{ mA} \geq 2.18 \text{ mA} + N \cdot (0.82) \text{ mA}$$

$$\therefore 12 \geq 2.18 + (0.82 \times N)$$

$$\therefore 9.82 \geq 0.82 \times N$$

$$\therefore N \leq \frac{9.82}{0.82}$$

$$\therefore N = 11.97$$

$$\therefore \boxed{N = 11}$$


$$\therefore \boxed{\text{Fanout} = 11}$$

→ In OTL two Diodes D_1 & D_2 are used to increase the noise margin of the logic gates.

→ At In OTL, the R_b resistor is used to reduce the storage time of the transistor which in turn reduces the switch off time of the transistor.

② Modified OTL Gate:

→ In modified OTL the Diode D_1 is replaced by a transistor in active region which increases the base current of Q_2 hence the fanout of the Logic increases



→ 'Q' is in Active region.

17


③ TTL : (Transistor Transistor Logic). (Schottky).

→ (a) open collector.

(b) Totem pole.

(c) Tri-State.

→ (a) open collector.




A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Q1 is in forward Active region mode.
Q2 and Q3 are OFF \Rightarrow
 $Y = +5V$

Q1 is in Reverse active
Q2 is ON, Q3 is ON, $Y = V_{CE(sat)}$

$Y = 0.2V$



→ So, it is NAND gate.



* Advantages:


→ (1) Open Collector TTL

→ Wired - AND Logic. ✓



* Disadvantage:

→ In open collector TTL, the stray capacitance at the i/p of the driven gate takes more time to change the voltage levels. because of high time constant $\tau = RC$, where $R = \text{pull up Resistor}$.




② Totem Pole: TTL;

→ To increase the speed of TTL the passive pull-up Resistor is replaced by active pullup which is a Emitter follower whose current gain is more and the o/p Resistance is less. Hence, the time constant is $\tau = R_o \cdot C$

where

$$\tau = R_o \cdot C$$

Where, $R_o =$ output Resistance of emitter follower.



Q4 → Emitter follower

A	B	C	Y	
0	0	0	1	<p>Q1 is in Forward Active mode Q2, Q3 are OFF ⇒ Y = +5V Q4 ON</p>
0	0	1	1	
0	1	0	1	
0	1	1	1	
1	0	0	1	
1	0	1	1	
1	1	0	1	
1	1	1	0	<p>Q1 is Reverse Active mode Q2, Q3 are ON, Y = V_{CE,sat} = 0.2V. Q4 OFF, D is OFF.</p>

→ In TTL Logic floating inputs are considered as Logic-1.

→ Q_2 is called phase splitter because it will maintain the exclusive condition betⁿ Q_3 & Q_4 . that is one of them is on other one is off.

* Advantage:

→ High Speed of operation because of less time constant $\tau = R_o \cdot C$

→ R_o = output resistance emitter follower.


* Disadvantage:

→ (i) As switch off time is more than switch on time, for a short period of time both Q_3 & Q_4 will be in the on condition which results in large current drawn from the supply.

(ii) Wired And logic is not possible with Totem pole TTL.

⇒ To improve the speed of Totem Pole TTL Q_4 and D are replaced by Darlington pair which has high current gain and very low o/r resistance.

③ Tristate TTL:



If $C=0 \Rightarrow Y = \overline{A \cdot B}$

If $C=1 \Rightarrow Y = z$ high Imp. state.

→ When $C=1$


\Rightarrow 'Both Q_3 and Q_2 will become OFF.

→ Tri-state TTL are used in Bus Configuration of Micro Computers.

③ ECL (Emitter Coupled Logic).

(or) Non-Saturating Logic.

CML (Current mode Logic).




$$\therefore V_{C2} = -I_{C2} \cdot R_{C2}$$

$$\therefore V_{C2} \approx -I_{E2} \cdot R_{C2}$$

$$\therefore I_{E2} = \frac{V_{BB} - V_{BE} - V_{EE}}{0.9}$$

$$\therefore = \frac{-1.3 - 0.7 - (-5.2)}{0.9}$$

$$\therefore I_{E2} = \frac{3.2}{0.9} = 3.555 \text{ mA}$$



$$\therefore V_{C2} = -0.9V$$

V_i	Transistor	Outputs.
$0' = -1.8V$	Q_1 OFF Q_2 ON (Active Region)	$V_{C1} = 0$; $V_{C1}' = -0.7 (i')$ $V_{C2} = -0.9V$; $V_{C2}' = -0.9 - 0.7 = -1.6V (o')$

V_i	Transistor	outputs.
'1' (-0.8V)	Q_2 OFF Q_1 ON (Active region)	$V_{c1} = -0.9V ; V_{c1}' = -1.6V$ ('0') $V_{c2} = 0 ; V_{c2}' = -0.7$ ('1').

(ii) If $V_i = '1' = -0.8V$.

$$V_{BE1} = 4.4V ;$$

$$V_{BE2} = 3.9V.$$


Hence Q_1 conducts, Q_2 is OFF.

→ From the above table we can observe

that

$$\begin{aligned} V_{c1}' &= \overline{V_i} \\ V_{c2}' &= V_i \end{aligned}$$

→




* Advantage:

- High Speed of operation because it is in non-saturating logic.
- No current spikes.
- High Fanout (≈ 25).

④ Both NOR and OR gates are available.

24

⑤ Wired-OR logic is possible.



* Disadvantages:

① High Power dissipation because the Transistors operate in active region.


② The Noise margin of ECL gate is very less.

[$\approx 0.31V$]

Sr. No.	Parameters	Bipolar			MOSFET family	
		OTL	TTL	ECL	MOS	CMOS
1)	Fanout	8	10	25	20	>25
2)	Power Dissipation (mw)	8-12	12-22	40-55	0.2-1	0.01
3)	Prop. Delay.	30	6-12	1-4	300	70x
4)	Noise Immunity	Good	Very good	Fair	Good	Very good

→ BIMOS: Bipolar + MOSFET.

* RTL (Resistor Transistor Logic).




A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

$\left\{ \begin{array}{l} Q_A, Q_B, Q_C \text{ are OFF} \\ Y = +5V. \end{array} \right.$
 $\rightarrow Y = V_{CE, sat} = 0.2V$

$Y = \overline{A+B+C}$

So, it is NOR gate.



→ RTL has more resistors so it occupies more space than MOSFET families so it is outdated.


* I^2L : Integrated Injection Logic. 25

→ I^2L is obtained from RTL by making three changes:

(i) Base Resistors are omitted.

(ii) PNP transistor is used in place of collector Resistor.

(iii) Multicollector transistors are used.



* advantages:


(i) High package density.

(ii) Low power and prop. delay product.

→ In I^2L the Speed of Operation can be control by choosing the Voltage input of PNP transistor appropriately.


⇒ The High threshold logic (HTL) family is having high Noise margin (NM) $\approx 7.1V$.

★ Semiconductor memories:




*

Semiconductor memory



* Rom using Diode matrix:

27




→ Rom as Combinational circuits,

$$\begin{cases} Y_2(A, B) = \sum m(1, 2). \\ Y_1(A, B) = \sum m(0, 1, 3). \\ Y_0(A, B) = \sum m(0, 2). \end{cases}$$

$$\text{Rom size} = 2^x \times y = 2^2 \times 3 = \boxed{12}.$$

* Prom: (programmable Rom) (OTP Rom)


(one time programmables).



$$Y_2(A, B) = \sum m(1, 3).$$

$$Y_1(A, B) = \sum m(0, 1, 3).$$

$$Y_0(A, B) = \sum m(1, 2, 3).$$



(1) Programming:

$\left\{ \begin{array}{l} Q_1 \rightarrow \text{has trapped electrons on floating gate} \\ Q_2 \rightarrow \text{has no trapped electrons on floating gate} \end{array} \right.$

(2) Reading:


→ In a floating gate MOSFET if the electrons are trapped on the floating gate it results in increasing in threshold voltage to 7V.

→ Hence, For 5V Q_1 is going to be off and Q_2 is on and corresponding outputs are

$$V_2 = 0 \text{ and } V_1 = 1.$$

③ Erasing:

→ To erase we have to use Ph UV rays bombarded into it so that the electrons goes into their normal condition.



* Disadvantages:

- (i) Insystem programming (ISP) not possible.
- (ii) Erasing takes more time.
- (iii) Partial erasing is not possible.

⇒ other name of it is

FAMOS



Floating gate Avalanche injected MOSFET.


* E²PROM (Electrically Erasable PROM). 31

→ In E²PROM the thickness of silicon oxide layer in floating gate MOSFET is reduced because of this, 5 to 10V of programming pulse is sufficient to ~~erase~~ ^{trap} the electrons on the floating gate.



→ The MOSFET can be erased by reversing the polarity at the gate input.

Floating Gate

(a) Programming



(b) Erasing:



flow of electrons

→ Floating gate tunneling oxide MOSFET.

* Advantages:

- (1) Partial erasing is possible.
- (2) ISP (In system programming) is possible.
- (3) Erasing takes very less time.

* Disadvantages:

→ It has low package density because each bit

requiring 2 MOSFETs one floating gate MOSFET and another one is ordinary MOSFET.

(2) High cost per bit.


* Flash Memory:

→ Advantages of Flash memory.

- ① High Package density
- ② Partial Erasing
- ③ Isp is possible.
- ④ Low cost.
- ⑤ more no. of read/write cycles.

(a) SRAM (1bit mem. cell). (Static RAM)

⇒ working



→ To store Logic '1' in SRAM cell.


- ① bit lines are precharged to $2.5V$
 - ② Choose $W=1$; $V_b = +5V$; $V_{b'} = 0V$.
 - ③ ' V_a ' rises to $+5V$; V_b drops to $0V$.
- Thus logic '1' is stored in SRAM cell.

→ To Read SRAM Cell.

- ① Choose $W=1$.
- ② Q_5, Q_6 MOSFET are ON.
- ③ Hence, $b=1$, $\bar{b}=0$.

(2) DRAM: Dynamic RAM.

⇒



a) To Write: Choose $W=1$; $V_b = +5V \Rightarrow$ Logic '1' is stored.

b) To Read: choose $W=1$
 \Rightarrow If bit line = $+5V \Rightarrow$ Logic '1'.
 \Rightarrow If bit line = $0V \Rightarrow$ Logic '0'.

Advantages:

- SRAM
- ① Speed is very high. (cache memory).
 - ② Less hardware complexity.

- DRAM
- ① High package density.
 - ② Low power consumption.
 - ③ Less cost

Disadvantages:


- ① Low package density
- ② High power consumption
- ③ High cost

- ① Speed is less. (primary memory)
- ② more hardware complexity.


because the voltage across Capacitor has to be refreshed at regular interval of time 2-4ms by using Refreshing clock.

★ CAM:


(a)



(b)



⇒ Cache memory:




★ Digital to Analog Converter (DAC).


- ① Binary weighted Resistor DAC.
- ② R-2R Ladder DAC.

★ Analog to Digital Converter (ADC).

- ① Counter Type ADC
- ② Successive Approx ADC.
- ③ Flash (or) Parallel ADC.
- ④ Dual Slope (or) Integrating ADC.
- ⑤ signal - delta ADC ($\Sigma-\Delta$ ADC).



CLK	Counter	V_o
0	0000	0V
1	0001	(let) 1V
2	0010	2V
3		⋮
⋮		⋮
15	1111	15V
16	0000	0V



(1) F_{SO} (Full Scale O/P) = 15V

$$\rightarrow \underline{N\text{-bit DAC}} = (2^N - 1) \times \text{Stepsize.}$$

(2) (a) Resolution:

\rightarrow It is the minimum change possible at the O/P of the DAC for any change in the digital input.

(a) Resolution = stepsize (volts).

(b) % Resolution = $\frac{\text{Stepsize}}{F_{SO}} \times 100$

$$= \frac{\text{stepsize}}{(2^N - 1) \times \text{stepsize}} \times 100$$


$$= \frac{100}{2^N - 1}$$

where N = size of DAC.

$\frac{DAC}{\checkmark 0.1V}$
 $0.5V$
 $1.0V$


$\frac{DAC}{8\text{-Bit}}$
 16-Bit
 $32\text{-Bit} \checkmark$

Ex 1




CLK | Counter | V_o

CLK	Counter	V (V)
0	0 0 0	0
1	1 0 0	4
2	1 1 0	6
3	1 1 1	7
4	0 1 1	3
5	0 0 1	1
6	0 0 0	0




Q1) Binary Weighted Resistor DAC:

39




① Let, $a_{N-1} = 1$; other Input bits $= 0 \Rightarrow V_0 = ?$



$$\therefore V_0 = (-V_R) \left(-\frac{R_F}{2R_F} \right)$$

$$\therefore \boxed{V_0 = +\frac{V_R}{2}}$$

② Let $a_n = 1$; other Input bits = 0 $\Rightarrow V_0 = ?$



$$V_0 = (-V_R) \left(-\frac{R_F}{2^N R_F} \right)$$

$$\therefore V_0 = \frac{V_R}{2^N} \text{ Volts.}$$

Resolution = stepsize.


Disadvantages:

- ① It requires wide range of resistors.
- ② Using this DAC the stepsize may not be constant because it is difficult to maintain the ratio of two consecutive resistor equal to constant practically.



In general,

$$\therefore V_0 = V_R \left[\frac{a_0}{2^N} + \frac{a_1}{2^{N-1}} + \dots + \frac{a_{N-1}}{2} \right]$$

② 2-Bit R-2R Ladder DAC (Voltage Switched)




① Let $a_2 = 1$; $a_1 = a_0 = 0 \Rightarrow V_0 = ?$



$$V_0 = \left(-\frac{V_R}{2}\right) \left(-\frac{3R}{3R}\right)$$

$$\therefore \boxed{V_0 = \frac{V_R}{2}}$$

② Let $a_1 = 1$, $a_2 = a_0 = 0 \rightarrow V_1 = 1$.




$$V_{th1} = -\frac{V_R}{2}$$

$$R_{th2} = 2R$$

$$V_{th2} = -\frac{V_R}{4}$$

$$R_{th2} = 2R$$



$$V_0 = \left(-\frac{V_R}{4}\right) \left(-\frac{3R}{2R}\right)$$

$$V_0 = \frac{V_R}{4}$$

$$V_0 = \left[\frac{C_{12} \xrightarrow{ASB}}{2} + \frac{C_1}{4} + \frac{C_0 \xrightarrow{ASB}}{8} \right] V_R$$

① FSO $V_o = FSO$ when

$$a_2 = a_1 = a_0 = 1$$

$$\text{i.e. } FSO = \left(\frac{V_R}{2} + \frac{V_R}{4} + \frac{V_R}{8} = \frac{7V_R}{8} \right)$$

$$= V_R - \frac{V_R}{8}$$

⊗


$$FSO = V_R - \text{weight of LSB.}$$

$$\therefore \textcircled{2} \text{ Step size} = \text{Resolution} = \frac{a_0}{8} V_R = \frac{V_R}{8}$$

* Disadvantage of Voltage Switched Ladder DAC is: it produces unwanted spikes at the input while switching. To overcome this we use current switched DAC.

③ 3-Bit R-2R Ladder DAC (Current Switching)

⇒



→ Duty of OP-Amp:

→ It is acting as Current to Voltage Amp.

$$\rightarrow I = \frac{V}{R_{eq}} = \frac{V}{R} \rightarrow (1)$$

$$V_0 = -I' R_f \rightarrow (2)$$

P) Let $V = 10V$, $R = 1k\Omega$, $2R = 2k\Omega$

Dig. 111 $a_2 a_1 a_0 = 101 \Rightarrow$ Analogs 011 = 1.

$$\therefore I = \frac{V}{R} = 10mA$$


$$\therefore I' = \frac{I}{2} + \frac{I}{4} = 10 \left[\frac{1}{2} + \frac{1}{4} \right] = \frac{5 \times 10}{4} = \frac{25}{4}$$

$$\therefore V_0 = -\frac{25}{4} \cdot (1)$$

$$V_0 = -\frac{25}{4} V$$

$$V_0 = -6.25V$$

P=2) Determine the OP of the following Dk.45



$$A_F = \left(1 + \frac{7}{1}\right) = 8.$$

$$\therefore V_o = A_F \left(\frac{1}{8} + \frac{1}{2} \right).$$

$$V_o = 8 \times \frac{5}{8}$$

$$\therefore \boxed{V_o = 5V}$$

$$\therefore \text{Contribution of } V_1 \text{ at Input} = \frac{V_1}{2} = \frac{1}{2}.$$

$$\text{" " } V_2 \text{ at Input} = \frac{V_2}{8} = \frac{1}{8}.$$

$$\therefore \text{output} = \text{Input} \times \text{Gain}$$



$$= \left[\frac{1}{2} + \frac{1}{8} \right] \times 8.$$

$$= 8 \times \frac{5}{8} \times 8$$

$$\therefore \boxed{V_o = 5V}$$

* Analog to Digital Converter:

(1) Counter Type ADC:



→ Value of Counter = ceiling $\frac{\text{Input voltage}}{\text{step size}}$

* Two Features

① Conversion time depends on the input magnitude.

② Maximum Conversion time.

$$= \underline{\underline{2^N - 1.}}$$



Sampling Period :

$$T_s \geq \text{max Conv. time.}$$


$$\text{i.e. } T_s \geq (2^N - 1) T$$

$$\text{Sampling rate } f_s = \frac{1}{T_s} = \frac{1}{(2^N - 1) T} \quad \text{Hz.}$$

NOTE:

→ In Counter type A/D converter the conversion time doubles for every 1 bit increase in size.

② Successive Approx ADC:




→ $V_d > V_{in} \Rightarrow V_d \downarrow \Rightarrow \text{SAR} \downarrow$.

→ $V_d < V_{in} \Rightarrow V_d \uparrow \Rightarrow \text{SAR} \uparrow$.

$V_d > V_{in} \Rightarrow p = 0$.

$V_d = V_{in} \Rightarrow p = 0$

$V_d < V_{in} \Rightarrow p = 1$.



$$\text{Time} = 3\tau$$

→ In successive approximation A/D converter the digital O/P is always less than the analog input.

p) $V_{in} = 2V$.

$$V_d = 4 \text{ V.}$$

DAC step size = $1V$.


Dig output = 001.

→ In Successive approximation ADC,

① Conversion time doesn't depend on input magnitude.

② Maximum conversion time = NT.

③ 3-Bit Flash (parallel) ADC:



51

V_{in}	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	outputs A B C		
$\frac{4V_R}{8} \leq V_{in} \leq \frac{5V_R}{8}$	0	0	0	1	1	1	1	0	1	0	0
$\frac{3V_R}{8} \leq V_{in} \leq \frac{4V_R}{8}$	0	0	0	0	0	1	1	0	0	1	0

→ In flash time ADC

① Conversion time doesn't depend on input magnitude.


② Maximum conversion time is very less it decreases and hence it is the fastest ADC.

* Disadvantage

→ N-bit flash ADC requires $(2^N - 1)$ comparators.

✓

(4) Dual Slope (or) Integrating A/D



* V_{in} , V_R Polarities must be opposite.

1) $V_0 > 0 \Rightarrow$ CLK Pulses reach the Counter.

2) $V_0 \leq 0 \Rightarrow$ Counter Stops.

$$2) \quad V_0 = \frac{-1}{RC} \int V dt.$$


If V is constant

$$\therefore \boxed{V_0 = -\frac{V}{RC} \cdot t}$$

3) Control circuitry.

\rightarrow For fixed time " T_i " $\Rightarrow \left\{ \begin{array}{l} "S" \rightarrow V_{in} \text{ and} \\ \text{Counter is Reset} \end{array} \right.$

(b) After " T_1 " \Rightarrow $\begin{cases} "S \rightarrow V_A" \text{ and} \\ \text{Counter is started.} \end{cases}$ 53



CLOCK:  $\Rightarrow T = 2 \mu s$.

$T_2(1)$: $100 \mu s$. \rightarrow Counter value: $\frac{100}{2} = 50$, 50 CP require

$T_2(2)$: $20 \mu s$. \rightarrow Counter value: $\frac{20}{2} = 10$, 20 CP require.

If CLOCK Period = $2 \mu s$.

Case-(i) Value of Counter = $\frac{100}{2} = 50 = (000 \dots 110010)_2$

Case-(ii) Value of Counter = $\frac{20}{2} = 10$
 $= (000 \dots 1010)_2$

* Discharging time " T_2 ".

Voltage change during T_1 = Voltage change during " T_2 ".

i.e. $\frac{V_{in}}{Rc} \cdot T_1 = \frac{V_R}{Rc} \cdot T_2$

$$* \therefore T_2 = \frac{|V_{in}| T_1}{|V_R|}$$

* Advantages:

- ① It is very accurate because the same capacitor is used for charging and discharging. So, that if any deviation exist the system will not be affected. Hence, it is used in all digital voltmeters.
- ② The integrator at the input eliminates the after effect of power supply noise called as "50 Hz hum" (interference).

* Disadvantage:

→ Its speed of operation is very less.

⇒ ^{In} Dual slope ADC,

- (i) Conversion time depends on input magnitude.
- (ii) Max. conversion time

$$T_{max} = T_1 + (2^N - 1) T$$

N = size of ADC
(no. of bits).

T = C.P.

T_1 = fixed time.

But, $T_{1, \max} = (2^N - 1) T.$


$$\therefore T_{\max} = (2^N - 1)T + (2^N - 1)T$$

$$\therefore T_{\max} \approx \frac{n+1}{2} \cdot T$$

→ In Dual Slope ADC the conversion time doubles for every 1 bit increase in size.

5) $\Sigma - \Delta$ AOC (Sigma - Delta AOC).
 $\searrow \rightarrow$ 1 Bit Decm.

Concept:





In $\Sigma - \Delta$ ADC

signal \rightarrow LPF $\left(\frac{1}{s+1}\right)$.

Noise \rightarrow HPF $\left(\frac{s}{s+1} \right)$.

* Resolution of A/D:

→ It is the minimum change required at the input to obtain 1-bit change at the output.





$$\text{Resolution} = \frac{\text{Input Voltage Range}}{(2^N - 1)}$$

* For proper A/D operation.

⇒ Ripple voltage at Input < Resolution of A/D.

* Continuous signal can't be applied to the A/D. A/D can not convert continuous analog signal into digital signal directly. We require some circuitry for that. i.e. Sample and Hold Ckt.



→ Acquisition time:

→ It is the time taken for the switch to close and capacitor charge to the input voltage.

→ Aperture time:

→ It is the time taken by the capacitor to disconnect from it after the switch is open.

Ex-9 Page-29 CR

$$\rightarrow T_1 = 300 \text{ ms} \quad V_R = 100 \text{ mV}$$

$$T_2 = 370.2 \text{ ms}$$

$$\therefore |V_{in}| T_1 = |V_R| T_2$$

$$\therefore V_{in} = \frac{370.2}{300} \times 100 \text{ mV}$$

$$V_{in} = 123.4 \text{ mV}$$

Q-10

Hint:

In ADC,

$$\text{Quantization error} = \pm \frac{\text{Stepsize}}{2}$$

$$\text{Stepsize} = \frac{1.275}{2^8 - 1} = 5 \text{ mV.}$$

$$\therefore \text{Quantization error} = \pm \frac{5}{2} \\ = \pm 2.5 \text{ mV.}$$

Q-11

Maximum Conversion Time

$$T_{\max} = 2^{N+1} \cdot T$$

$$= 2^{11} \cdot 1 \mu\text{s}$$

$$T_{\max} = 2048 \mu\text{s.}$$

$$\therefore T_s \geq T_{\max}.$$

$$\therefore T_s = 2048 \mu\text{s.}$$

$$\therefore f_s \leq \frac{1}{2048 \mu\text{s}}.$$

$$\therefore f_s \leq 500 \text{ Hz.}$$

$$\text{Let, } f_s = 500 \text{ Hz.}$$

$$\therefore \text{Input BW} = \frac{f_s}{2}$$

$$= \frac{500}{2}$$

$$\therefore \text{BW} = 250 \text{ Hz.}$$

Q-5

$$F_{SO} = (2^N - 1) \times \text{Stepsize.}$$

$$\therefore 20 = (2^8 - 1) \times \text{Stepsize.}$$

$$\therefore \text{Stepsize} = \frac{20}{255} \text{ volts.}$$

$$\therefore V_{in} = (219)_{10} \times \frac{20}{255}$$

$$\therefore V_{in} = 17. \text{ V}$$

Q-3

8-bit ADC \rightarrow 0-5V.

$$0V \rightarrow 0000 \ 0000 = 00h.$$

\vdots

$$2.5V \rightarrow 1000 \ 0000 = 80h$$

\vdots

$$5V \rightarrow 1111 \ 1111 = FFh.$$

Q-2) 8-bit ADC \rightarrow -5 to +5

$$-5 \rightarrow 0000 \ 0000 = 00h.$$

\vdots

$$0 \rightarrow 1000 \ 0000 = 80h$$

\vdots

$$5 \rightarrow 1111 \ 1111 = FFh.$$



MICROPROCESSORS

- 80% Instruction Set
- 10% Mem, I/O Interfacing
- 10% Miscellaneous.


→ Topics:

- ① Block diag. & pin diag of 8085 μ P.
- ② Mem Interfacing.
- ③ I/O Interfacing.
- ④ Instruction, Machine cycles.
- ⑤ Timing Diagram.
- ⑥ Instruction set.
- ⑦ Addressing modes.

∴ 8085 μ P

① ~~16 Address~~ * Features:

① 16 Address Lines



$$\text{Mem. Capacity} = 2^{16} = 2^6 \cdot 2^{10} = 2^6 \cdot 1 \text{ KB.}$$

$$= \boxed{64 \text{ KB.}}$$

② 8 Data lines:


$$= \boxed{D_7 - D_0}$$

③ Frequency of μ P.

$$f = 3.072 \text{ MHz}$$

$$\boxed{f = 3.072 \text{ MHz}} ; \text{ Clock period } T = \frac{1}{f}$$

$$\boxed{T = \frac{1}{f} = 320 \text{ ns.}}$$



④ Von Neumann Architecture.

↓

X [Harvard Architecture]

→ In Von Neumann architecture Program⁶³ and data are store into the same memory.

→ In Harvard Architecture Program and data are stored in separate memories with separate Buses.

Eg: ARM microcontroller.
= DSP processors.

⑤ 'CISC' Processor.

CISC = Complex instruction Set Computer.

↓
X (RISC) = Reduced instruction set Computer.

e.g. (i) ARM Controller.
= (ii) DSP processor.

⑥ NMOS Tech.

NOTE:


4004, 8008
used +5V, -5V, +12V supply.

⑦ only +5V Supply is used.

⑧ TTL Compatible.


⑨ 8085 μ p is a 8-bit μ p because its ALU Capacity is 8-bits.

* Block Diagram of 8085 μ P.




W, Z = Temp. Reg.

→ 8-bit Register (R) ⇒ (7), Reg. pairs | 16 bit Reg.
(RP) ⇒ (3)




→ PSW₁₆ = Program Status Word₁₆



→ PC: Program Counter.


⇒ Program Counter contains the address of the next instruction.

→ It is called IP (Instruction pointer) in 8086 μ P.



⇒ SP₁₆ = Stack Pointer₁₆

* Flag Register:



S: Sign flag.

Z: zero flag.

P: Parity flag.

CY: Carry flag.

① Sign flag:

→ $S=1$ if MSB of ALU Result = 1
⇒ $S=1$ if ALU Result is '-ve'.

② zero flag:

→ $Z=1$ if ALU operation Results = $00H$.

③ Parity flag:

→ $P=1$ if ALU Results has "even parity".

④ CY: Carry Flag:

→ $CY=1$ if Carry occurs during Addition (or)
borrow occurs during Subtraction.

⑤ AC: Aux Carry:

→ $AC=1$ if Carry occurs from Lower to Upper Nibble (or)
if borrow occurs from Upper to Lower Nibble.

NOTE:

→ The programmer can not excess the Ac flag, μP uses internally for BCD addition.

E.g.

$$\begin{array}{r} \text{EDH} = 1110 \quad 1101_2 \\ + \text{CBH} = \begin{array}{r} 1100 \quad 1011_2 \\ \hline 1011 \quad 1000 \end{array} \\ \hline \end{array}$$

$S = 1$

Ac = 1.

Z = 0.

P = 1 (even Parity).

CY = 1.

* As $x=1, y=1$.

⇒ No overflow


(or)

* Two -ve nos are added.

Result is -ve

⇒ No overflow.

* Pin Diagram of 8085 MP.



⇒

I_0/\bar{M}	S_1	S_0	operation
0	1	1	opcode Fetch M/C
0	1	0	mem Read M/C
0	0	1	mem write M/C
1	1	0	PI/O Read M/C
1	0	1	IO write M/C
1	1	1	Interrupt Ack M/C

⇒ Multiplexing:

$A_8 - A_{15} \rightarrow 8$


$A_0 - A_7$
 $D_0 - D_7$ } $AD_0 - AD_7 \rightarrow 8$

* READY

{ 1 Normal
0 WAIT State

→ Ready pin is used to synchronise the μP with slow speed peripherals and memories.


Eg.



$\overline{BSY} = 0$ printing
 $= 1$ over.

* HOLD and HLOA:

e.g.



→ In DMA transfer up acquires the Buses from DMA Controller when the HOLD pin becomes Low

→ Two Modes of operation:

① Burst mode:

→ In this mode the Buses are handed over to the microprocessor only after the entire data transferred to memory.

② Cycle Stealing:

→ In this mode the Control of the Buses switches back and forth betⁿ MP and DMA Controller.

* X_1 & X_2 :



$$f = 3.072 \text{ MHz.}$$

$$f_{\text{crystal}} = 2 \times f_{\text{MP}} \\ = 2 \times 3.072 \text{ MHz}$$

$$f_{\text{crystal}} = 6.144 \text{ MHz}$$


→ The crystal freq. is divided by two to convert single phase clock into a two phase clock because 2 phase MOSFET Shift Registers are faster than single phase

MOSFET Shift Register.

71


* Rest in & Reset out.

⇒ Power on Reset




→ When μp is reset


- (i) All the Registers are clear including PC.
- (ii) All the Buses enter into high impedance State.
- (iii) μp Processor fetches its next instruction from memory location 0000H.



* CLK out:



Ex: In the following decoder, determine the number of valid outputs and their functions




Ans:

I_o/\bar{m}	\bar{R}_D	\bar{W}_R	outputs
0	0	0	0 → Invalid
0	0	1	1 → \overline{MEMR}
0	1	0	2 → \overline{MEMW}
0	1	1	3 → Invalid
1	0	0	4 → Invalid
1	0	1	5 → \overline{IOR}
1	1	0	6 → \overline{IOW}
1	1	1	7 → Invalid.

* Demultiplexing of $AD_7 - AD_0$

73



MP

① Address = $4250H$.

② Data = $F7H$.



* Latch is enable, when Address is sent on $AD_7 - AD_0$

* Latch is disable, when data is sent on

$AD_7 - AD_0$

→ The disadvantages of multiplexing is it reduces the MP speed of operation because of the time taken in demultiplexing.


* Hardware Interrupts.



	Priority	Vector Address	Masking	Types of triggering
TRAP (RST 4.5)	Highest	0024H	(NMI)	Positive edge + level
RST 7.5		003CH	Maskable	Positive edge
RST 6.5		0034H		
RST 5.5		002CH		Level
INTR	Least	(NVI)		

* Memory IC's:

75



$$1 \text{ KB memory} = 1024 \times 8$$

$$= 2^{10} \times 2^3$$

IP O/P

→ if S.A = 3800 then E.A. =

$$\begin{array}{r} 3800 \\ + 03FF \\ \hline 3BFF_H \end{array}$$

→ if E.A. = FFFF then S.A. =

$$\begin{array}{r} FFFF_H \\ - 03FF_H \\ \hline FC00_H \end{array}$$

Ex-1 Determine the starting address of 2764 memory IC if its ending address is AA5FH.

Ans:

NOTE:

MEM IC

← 27 $\frac{16}{8}$ = 2KB	← RAM 61 $\frac{16}{8}$
27 $\frac{32}{8}$ = 4KB	← 61 $\frac{32}{8}$
27 $\frac{64}{8}$ = 8KB	← 61 $\frac{64}{8}$
27 $\frac{128}{8}$ = 16KB	← 61 $\frac{128}{8}$

EPROM

→ Memory size 8KB

$$= 2^3 \times 2^{10} \times 8$$

$$= 2^{13} \times 8$$

13 → Address lines.

AA5FH.


E.A. = 0001 1111 1111 1111

1FFF

$$\therefore \text{S.A.} = \begin{array}{r} \text{AA5FH} \\ - 1\text{FFFH} \\ \hline 8A60H \end{array}$$

Ex 2 Determine the size of the memory whose starting and ending address are 3A00H & 79FFH respectively.

Ans:



Hence, Memory size


$$= 2^{14} \times 8 = 2^4 \times 2^{10} \times 8 = 16 \times 1KB = 16KB.$$

* Memory Expansion:

* Construct a 4KB memory by using 1KB

Memory ICs


1KB mem.



* Construct a 1KB memory using 1024×8 mem IC's \rightarrow 1KB mem. = 1024×8 .

p) Construct a 1KB memory using 1024×4 IC's.


→ 1KB mem = 1024×8 .



(P) - How many 256×4 memory IC's are require.
to construct a 32KB memory.

Ans: No. of mem ICs = $\frac{\text{Required size of mem}}{\text{Given size of mem.}}$

$$= \frac{32 \times 1024 \times 8}{256 \times 4}$$



Ex-2 A digital Computer has 20 address lines and 24 data lines. How many memory ICs having 16 address lines and 8 data lines are required to feed the memory of the computer?

Ans:


$$\text{No. of mem ICs} = \frac{\text{Required size of mem}}{\text{given size of mem.}}$$

$$= \frac{2^{20} \times 24}{2^{16} \times 8}$$

$$= 16 \times 3$$

$$= 48.$$



→ 16 rows, 3 columns.




$$2^{20} \times 24 = \text{memory.}$$

* Memory Mapping:

→ It is the process of assigning address Range to all the memory ICs in a microcomputer.



Ex 1 In a micro Computer a 1KB memory IC is interface with the MP as shown in the following figure: Determine the address range of the memory IC




$A_{15} \text{ --- } A_{10}$					$A_9 \text{ --- } A_0$						
1	1	0	1	0	1	0	0	0	0	0	0
1	1	0	1	0	1	1	1	1	1	1	1
					$= D400_H$						
					$= D7FF_H$						

Addr. Range: $D400_H - D7FF_H$.

→ In the above interfacing as all 16 addr. lines are utilized it is called absolute decoding which results in one to one mapping.


Ex-2 A 8kB memory IC is interface to the microprocessor as shown in the figure. Determine the address range of the memory IC.

Ans:



* A_{13} address line is unused.


~~A_{15}~~



* "A₁₃" addr line is unused
 ⇒ Partial Decoding ⇒ many to one mapping.

NOTE: In partial decoding if $\frac{n}{2}$ address line are unused into results in $\frac{2^n}{2}$ foldback memories.

Ex 1: Which of the following indicate the address of the memory IC shown below:




→ mem is selected only when

$$A_{15}A_{14}A_{13}A_{12} = 1101 = D_H.$$

- (a) B200H - B3FFH
- (b) F800H - FAFFH
- ✓ (c) DA00H - DBFFH
- (d) 8900H - 8AFFH

Ex 2. Which of the following doesn't indicate the address of the memory IC shown below: 512 Byte mem.

83



$$S.A. = \begin{matrix} A_{15} - A_{10} & A_9 & A_8 & A_7 & \dots & A_0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{matrix}$$

$$E.A. = \begin{matrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{matrix}$$

→ Starting Add. must have $A_9=0, A_8=1$.
 → Ending Add. must have $A_9=1, A_8=0$.

	A_{15}	$A_{14}A_{13}$	$A_{12}A_{11}$	$A_{10}A_9$	A_8A_7	
(a) $3100_H - 32FF_H \Rightarrow 3100_H =$ $32FF_H =$	0011	0001	0000	0000	Valid	
(b) $8D00_H - 8E FF_H \Rightarrow 8D00_H =$ $8E FF_H =$		1101			valid	
(c) $F400_H - F5 FF_H \Rightarrow F400_H =$ $F5 FF_H =$		0100			Invalid	
(d) $C900_H - CA FF_H \Rightarrow C900_H =$ $CA FF_H =$		1001			valid.	

★ I/O Interfacing:

① Memory mapped I/O \Rightarrow I/O devices are treated as Memory.

② I/O mapped I/O \Rightarrow $\begin{cases} \text{Mem} \\ \text{I/O} \end{cases}$


	mem mapped I/O		I/O mapped I/O	
	mem	I/O	mem	I/O
① No. of Addr lines	16	16	16	8 (A_7-A_0)
② Control Signals	$\overline{\text{MEMR}}$, $\overline{\text{MEMW}}$	$\overline{\text{MEMR}}$, $\overline{\text{MEMW}}$	$\overline{\text{MEMR}}$, $\overline{\text{MEMW}}$	$\overline{\text{IOR}}$, $\overline{\text{IOW}}$
③ No. of peripherals	* (i) — 64 KB (ii) 64 KB	4 KB	64 KB + $2^8 = 256$ I/O device	

*

	mem mapped I/O	I/O mapped I/O.
<u>Advantages</u>	1) $\text{IO}/\overline{\text{M}}$ pin is not required. 2) No separate inst ⁿ for I/O device. 3) Arithmetic and Logic operations are directly performed on I/O device data.	1) Max capacity of μP is utilized. 2) Less Hardware Complexity for I/O interfacing.
<u>Disadvantages:</u>	1) more Hardware Complexity for I/O device interfacing 2) Effective memory space is reduced.	(1) Separate inst ⁿ for I/O device are required. (2) Can't perform Arith, Logical operations directly on I/O data.

Ex-1 A Peripheral is interfaced to the 8085 MP as shown in the following figure.

Determine (i) The mode of interfacing
(ii) No. of internal Registers in the peripheral and their addresses.



Ans: 1) I/O mapped I/O Mode
(\because only 8 addr lines used and Control signal is \overline{IOW}).

(2) As $A_{15}, A_{14}, A_{13}, A_{12}$ are connected directly to the peripheral, no. of internal Registers
 $= 2^3 = \boxed{8}$


~~$A_{15} \ A_{14} \ A_{13} \ A_{12} \ A_{11} \ A_{10} \ A_9 \ A_8 \ A_7 \ A_6 \ A_5 \ A_4 \ A_3 \ A_2 \ A_1 \ A_0$~~

	A ₇	A ₆	A ₅	A ₄	A ₃ (Unused)	A ₂	A ₁	A ₀	X=0	X=1
R ₀	0	0	1	1	X	0	0	0	B0h	B8h
R ₁	1	0	1	1	X	0	0	1	B1h	B9h
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
R ₇	1	0	1	1	X	1	1	1	B7h	Bfh

→ Address range: B0h - Bfh.

⇒ In IO mapped IO mode the value on higher order address mode A₁₅-A₈ is same as the value on lower order add. Bus. (A₇-A₀).

Ex-2 Determine the max. addr. of Register B in the following peripheral:



Given ⇒

A ₁	A ₀	Register
0	0	A
0	1	B
1	0	C
1	1	D

Ans: memory mapped IO.

→ For Register B.

A_{15}	A_{14}	-----	A_2	A_1	A_0
1	x x x	x x x x	x x x x	x x x 0 1	

→ Max Add. for Reg. 'B' is when all x's = 1.

1111 1111 1111 1101.

= (FFFFD)_H.


(1) Instruction cycle:

→ It is the time required to execute an instruction

→ Range: 1 μ sec to 5 μ sec.

(2) Machine cycle:


→ It is the time required to complete one operation of accessing memory, accessing I/O device or sending an acknowledgment.



3T to 6T state.

③ T state:

→ It is the task performed in one clock period.



* Types of Machine cycle:

1) opcode fetch M/C (F) $\Rightarrow (4T) = 3T + (1T)$

2) mem. Read M/C (R).

3) mem. Write M/C (W).

4) I/O Read M/C (I).


5) I/O Write M/C (O).

6) Int. Ack M/C.

7) Hold Ack M/C.

Time to
decode the
opcode.

(3T)




\Rightarrow Special M/C:

① S = opcode Fetch M/C (6T).


② B = Bus Idle M/C (3T).

*




Eg:

(1) MOV C, A \Rightarrow Ass. lang instruction.
(mnemonic).




(2) Opcode = $0100\ 1111_2$
= $4F_{16}$.

(3) mem



* Timing Diagram of Opcode / Fetch mic:



$$\rightarrow PC_{16} = PC_H + PC_L = 4250H$$

→ In T_2 State of any machine cycle the PC is incremented


NOTE: In the Opcode fetch machine cycle it (T_4) State is removed then it converts into the timing diagram of memory Read mic cycle.

* Types of Instructions (Based on size): 91

- ① 1-Byte Instructions.
- ② 2-Byte Instructions.
- ③ 3-Byte Instructions.


⇒ ① 1-Byte Instruction:

e.g. MOV C, A




⇒ ② 2-Byte Instruction:

⇒ MVI C, 32 ⇒
OpCode = XX



③ 3-Byte Instruction:


e.g. LDA 9250
OpCode: XY



→ In Any instruction cycle the first machine cycle is opcode fetch machine cycle.

- Eg.
- ① XRI 46H \Rightarrow 2B
 - ② Push PSW \Rightarrow 1B.
 - ③ LOAX B \Rightarrow 1B.
 - ④ LHLD 8000H \Rightarrow 3B.
 - ⑤ DAD SP \Rightarrow 1B.

* Stack:



\Rightarrow SP₁₆ = Stack Pointer₁₆;

\therefore LIFO = Last in First out.

① Push RP

- Push B
- Push D
- Push H
- Push PSW

Predecrement


\Rightarrow decrement SP + push RP_H
 \Rightarrow decrement SP + push RP_L

$$\text{RP}_{16} = \text{RP}_H + \text{RP}_L$$

Eg. Given $\text{SP} = \text{FFFFH}$; $\text{BC} = \underline{1040H}$; $\text{HL} = \underline{\text{A2C4H}}$.

- ① push B ② push H.

Ans: ① push B.
 ② push H




P1) $\text{SP} = 0000H$.


- ① push B.

BC, regs \rightarrow mem location = ?

\rightarrow

0000		1
FFFF		1
FFFF		





POP B

POP D

POP H

⇒ get 1 Byte from Stack into R_L


+ Increment SP.

POP PSW

⇒ get 1 Byte from Stack into R_{PH}

+ Increment SP.

Ex. Given



① POP D

② POP PSW

DE = ?

PSW = ?

DE = 2211_H

PSW = 4433_H

P2) Let SP = FFFF ; BC = 5065_H ; HL = A1F4_H

① PUSH B

② PUSH H

③ POP D

④ POP PSW

LIFO

HL → DE ⇒ DE = A1F4_H


BC → PSW ⇒ PSW = 5065_H

* Types of Instructions:

95

- 1) Arithmetic
- 2) Logical
- 3) Data Transfer
- 4) Branching
- 5) Machine related, I/O.
- 6) Additional.

* Reference:



mov C, M
~~M → C~~

present memory locations.

$$(4250) = 11H.$$

$$(4253) = 44H$$

$$(BC)$$

↓


$$(4250) = 11H.$$

$$M = ((HL)) = 33H.$$

① Arithmetic Instruction:


Sr. NO.	Instruction	Operation	B/m/T	Flags affected
1)	<u>ADD R</u>	$A + R \rightarrow A$	1 1 4 (F)	All

E.g. 1) $ADD\ B \Rightarrow$ (2) $opcode = XY$




2)	<u>ADD M</u>	$A + m \rightarrow A$	2 7 (F, R)	All
----	--------------	-----------------------	----------------	-----

E.g. 1) $ADD\ M \Rightarrow$ (2) $opcode = XY$



All 97

(2) Opcode = $x_2, 64k$.



$A_{8b7dct4} \rightarrow A$

$$A + \text{bit density} + cy \rightarrow A \quad 2|2|7 \text{ (F.R.)}$$

A-8bit data $-CY \rightarrow A$


1/3/10.

S, Z, P, AC
affected.
but CY not
affected.

1) INR M 2) opcode = 72.

3) Memory.

4)



6) INX R_p

DCX R_p

$R_p + 1 \rightarrow R_p$

$R_p - 1 \rightarrow R_p$

1/1/6 (S)
2/2/6 (S)

No flags

are affected

[∵ operation doesn't take place in ALU].


INX B
INX D
INX H
INX SP

7)

DAD R_p

$HL + R_p \rightarrow HL$ 1/3/10 (FBB)

ADC (3T)



* Only carry flag is carry occurs out of 16 bits.

DAD B
DAD D
DAD H
DAD SP

② Logical Operations:

99

→ Sr. No. Instruction operation B|M|T Flags affected.

1) a) ORA R $A \vee R \rightarrow A$ 1|1|4
 ORA M $A \vee M \rightarrow A$ 1|2|7 (FR)
 ORI 8bit data $A \vee 8\text{bit data} \rightarrow A$ 2|2|7 (FR)
 ① → F ② → R

* CY=0

S, Z, P are affected.

b) XRA R $A \oplus R \rightarrow A$ 1|1|4
 XRA M $A \oplus M \rightarrow A$ 1|2|7 (FR)
 XRI 8bit data $A \oplus 8\text{bit data} \rightarrow A$ 2|2|7 (FR)

c) ANA R $A \wedge R \rightarrow A$ 1|1|4
 ANA M $A \wedge M \rightarrow A$ 1|2|7 (FR)
 ANI 8bit data $A \wedge 8\text{bit data} \rightarrow A$ 2|2|7 (FR)

2) ~~CMP R~~

CMP R

$A - R$ 1|1|4 $A < R \Rightarrow CY=1, Z=0$
 $A = R \Rightarrow CY=0, Z=1$
 $A > R \Rightarrow CY=0, Z=0$

* Register values are unchanged.
 only flags are affected.

S, P, AC are affected.

CMP M $A - M$ 1|2|7 $A < M \Rightarrow CY=1, Z=0$
 $A = M \Rightarrow CY=0, Z=1$
 $A > M \Rightarrow CY=0, Z=0$

CPI 8 bit data


A - 8 bit data

$2 \mid 2 \mid 7$ $A < 8\text{-bit} \Rightarrow CY=1, Z=0$
data -

$A = 8\text{-bit} \Rightarrow CY=0, Z=1$
data



$A > 8\text{-bit} \Rightarrow CY=0, Z=0$
data

3) RAL
(with CY)




only carry
flag is
affected.

RLC
(without
carry)



$1 \mid 1 \mid 4$ ✓


4) RAR
with carry



only

'cy' flag
is affected.

RRC
without
carry



$2 \mid 2 \mid 4$

4) CMA $\bar{A} \rightarrow A$ 1|1|4 No flags are affected (∵ operation is within Acc.).

✓ CMC $\overline{CY} \rightarrow CY$ 1|1|4

✓ STC $CY = 1$ } only 'CY' flag.

Ex-1

Let, $A = F2H$.

$CY = 1$.

$XRA A \Rightarrow A \oplus A \rightarrow A$
 $F2H \oplus F2 \rightarrow 00H$.


Ans $A = 00H$
 $CY = 0$.

Ex-2 Let $A = 08H$

1) RLC

3) RLC

Ans

$A =$ 
 $A = 10H = 16D$.

$A = 00100000 = 20H$.

Ex-3 Let, $A = 3CH$. All flags are cleared.

CPI 7F.

$A = ?$

$S = ?$

$CY = ?$

$Z = ?$

$AC = ?$

$P = ?$

Ans:

CPI 7FH.

$$\begin{aligned}\therefore & \rightarrow A - 7F. \\ & = 3CH - 7FH. \\ & = +bdH.\end{aligned}$$

$$\begin{array}{r} 12 \\ 21C \\ 3C \\ - 7F \\ \hline B0H \\ = 10111101 \end{array}$$

$$\therefore A = 3CH.$$

$$S = 1$$

$$Z = 0$$

$$P = 1$$

$$CY = 1$$

$$AC = 1$$

Ex-4

→ In a MP XOR (P, 0) is defined as $P \oplus 0 \Rightarrow P$

What is the fn of the following program.

$$\text{XOR}(r_2, r_1) \rightarrow \underline{r_2} = \underline{r_2} \oplus \underline{r_1}$$

$$\text{XOR}(r_1, r_2) \rightarrow \underline{r_1} = \underline{r_1} \oplus \underline{r_2} \Rightarrow r_1 = r_1 \oplus r_2 \oplus r_1 = 0 \oplus r_2 = r_2$$

$$\text{XOR}(r_2, r_1) \rightarrow \underline{r_2} = \underline{r_2} \oplus \underline{r_1}$$

$$\downarrow \\ r_2 = r_2 \oplus r_1 \oplus r_2$$

$$r_2 = 0 \oplus r_1$$

$$\boxed{r_2 = r_1}$$



Ans:

$$\boxed{\begin{array}{l} \text{Swap.} \\ r_2 \leftrightarrow r_1 \end{array}}$$

③ Data Transfer Instruction:


101

Sr. No.	Instruction	operation	B/M/T.
1	Mov R_d, R_s	$R_s \xrightarrow{\text{copy}} R_d$	1 1 4.
	Mov R, M	$M \rightarrow R$	1 2 7 (FR)
	Mov M, R	$R \rightarrow M$	1 2 7 (FR).
	MVI $R, 8 \text{ bit data}$	8 bit data $\rightarrow R$	2 2 7 (FR)
	MVI $M, 8 \text{ bit data}$	8 bit data $\rightarrow M$ (3)	2 3 10 (FRW).



3 | 4 | 13.
(F.R.R.R.)

- 1) LOA 4020
- 2) Opcode = X4, 20, 40.
- 3) Memory
- 4) 4P



	Address
M1	PC = 3100h
M2	PC = 3101h.
M3	PC = 3102h
M4	PC = 4020h

2) STA 16 bit address

$A \rightarrow (16 \text{ bit address})$
 $\rightarrow \textcircled{4} \text{ write}$

3 | 4 | 13.
 (F.R.R.W.)

3) LDAX R_p $((R_p)) \rightarrow A.$

1 | 2 | 7T
 (F.R.).

e.g. LDAX B

$((BC)) \rightarrow A.$

$(4250) \rightarrow A.$


$11 \rightarrow A$

1) LDAX B

2) opcode = PZ .

3) Memory

4) HP



\textcircled{a} Instruction
 PZ
 Let $BC = 4250H$
 \textcircled{b} Operation
 $((BC)) \rightarrow A$
 i.e. $11 \rightarrow A$

\rightarrow LDAX B.

~~LDAX D.~~

~~LDAX H~~


$\Rightarrow ((HL)) \rightarrow A.$

\Rightarrow i.e. $M \rightarrow A = \text{MOV } A, M.$

\Rightarrow STAX R_p

$A \rightarrow ((R_p))$

1 | 2 | 7T (FW).



E.g.

LHLD 4251

(4251) → L i.e.

L = 27.

(4251 + 1 = 4252) → H i.e.

H = 33.

SHLD 16 bit address

L → (16 bit address)

315116

H → (16 bit address + 1)

(FRR WW).

⑤ XCHG


HL → DE

11214.

③ a) PCHL

HL → PC ✓

Eg: 2



b) SPHL

HL → SP ✓

* FEO is not possible.

NOTE:

→ In 8085 μP opcode fetch machine cycle is extended by two T-states if the PC (or) SP value is changing. This results in opcode fetch machine cycle as shown in the following example.

Eg: 1


ADD B ⇒ 47



← Fetching of next instruction.

* INX R_p ✓

INX SP ✓



(6T) ✓

7) XTHL
 (F) → (1)


Top of the
Stack ↔ HL

1 | 5 | 16
 ✓

E.g. →

HL = 1040H

(P)




XTHL

(W)

HL = 5045H

(W)



8) (a) Push R_p
 (1) (F)

Pre-decrement

$R_{PH} \rightarrow (SP-1)$

$R_{PL} \rightarrow (SP-2)$

and

$SP = SP - 2$

1 | 3 | 12

(SWW
6 3 3)

(b) Pop R_p
 (1) (F)

Post-increment

$((SP)) \rightarrow R_{PL}$

$((SP+1)) \rightarrow R_{PH}$

and

$SP \rightarrow SP + 2$

1 | 3 | 10

(FRR
4 3 3)

Eg: Let, $(F250)_H = 4B_H$.

105

$$(F251)_H = 50_H$$

$$(F252)_H = F2_H$$

$$(FF53)_H = 04_H$$

① LXI, H, F250. \rightarrow HL = F250 i.e. M = $4B_H$.

INX H. \rightarrow HL = F251 i.e. M = 50_H .

DCR M \rightarrow M = $4F_H$.

MOV C, M. \rightarrow C \rightarrow $4F_H \Rightarrow$ $\overset{\text{Copied}}{M \rightarrow C}$

$$C = ?$$

$$\therefore \boxed{C = 4F_H}$$

$(F251) \rightarrow L$ i.e. $\boxed{L = 50}_H = F2_H$

② LHLD F251. \rightarrow L = 50_H , H = $F2_H$. $\overset{(F252) \rightarrow H \text{ i.e.}}{HL = F250_H}$ i.e. M = $4B_H$.

INX H \rightarrow H = $F2_H$, L = 51_H . $\overset{F2}{\rightarrow}$ i.e. M = 50_H .

INR M \rightarrow $M+1 = 51_H$.

MOV C, M. \rightarrow C = 51_H .

$$C = ?$$

$$\boxed{C = 51_H}$$

③ LXI D, F252. \rightarrow DE = $F252_H$

LXI H, F253. \rightarrow $\boxed{HL = F253_H} \Rightarrow$ M = 04_H .

LDAX D. $((DE)) \rightarrow A$ i.e. $(F252) \rightarrow A$. $A \rightarrow F2$.

ADD M $A+M = F2 + 04_H = A$.

$$A = ?$$

$$A = 06_H \text{ with } CY=1.$$

Ex-4 Find the Value of Accumulator after executing the following program.

④	③	①	②
Address		Mnemonics	Opcode
↓ 3000, 01 execute		MVI A, 36	3E, 36 $\Rightarrow A = 36$
3002, 03		ADI 40h	82, 40. $\Rightarrow A + 40 \Rightarrow A = 76$
3004, 05106		STA 3007	32, 07, 30.
3007		XRA A HLT	AF 76
3008		HLT	76.

$A = 76h.$

* 'XRA A' instⁿ is not executed because its opcode 'AF' is replace by '76' which is opcode of HLT Instruction.


(4) Branching Instructions:

107

* Unconditional Jump.

Sr. No.	Instruction	Operation	B M T	Per.
---------	-------------	-----------	-------	------

1) (a) JMP 16 bit address 16 bit addr \rightarrow PC 3|3|10. (FRP).



* Conditional Jump:

(b) JC 16 bit address \Rightarrow If CY=1 (True) 16 bit addr \rightarrow PC

(1) (2) and CY=?

3 | 2 | 7 | 10

False

True

\rightarrow JNC 16 bit address \Rightarrow If CY=0

\rightarrow JZ 16 bit add. \Rightarrow If Z=0

\rightarrow JNZ 16 bit add. \Rightarrow If Z=1

→ JM 16 bit address ⇒ $\frac{\text{True}}{If \boxed{S=1}}$
 Jump on minus

→ JP 16 bit address ⇒ If $\boxed{S=0}$
 Jump on plus

→ JPE 16 bit address ⇒ If $\boxed{P=1}$
 Jump on parity even.


JPO 16 bit address ⇒ If $\boxed{P=0}$
 Jump on parity odd.

* Unconditional Call:

- 2) ③ CALL 16 bit address.
- ① ② ③ ④
- ② PC_H → (SP-1)
 PC_L → (SP-2) and SP = SP-2.
- ⑥ 16 bit address → PC.

(Eg.)

3/5/18.
 (S.R.R. W.V.)



* Conditional CALL:

109

(b) CC 16 bit add.
 5 → ① ② ③

It CY=1
 (a) $PC_H \xrightarrow{④} ((SP-1))$
~~(b)~~ $\rightarrow PC_L \xrightarrow{⑤} ((SP-2))$
 (b) 16 bit add. $\rightarrow PC$.

(3 | 5 | 18)
 S.R.R.WW
 $SP = SP - 2$.
 ✓

\rightarrow CNC 16 bit add.

\rightarrow CZ 16 bit add.

\rightarrow CNZ 16 bit add.

\Rightarrow CM 16 bit add.

CP 16 bit add.

CPE 16 bit add.

CPO 16 bit add.

Time
 (a) it CY=0

it Z=1
~~Z=0~~

it Z=0

3 | 2 | 9 ← False
 3 | 5 | 18 ← True
 ✓

\Rightarrow It S=1

\Rightarrow It S=0

\Rightarrow It P=1

\Rightarrow It P=0

(3) a) RET \Rightarrow

① ②
 Similar to POP Instⁿ.

Top of stack $\rightarrow PC$

i.e. $((SP)) \xrightarrow{④} PC_L$

$((SP+1)) \xrightarrow{⑤} PC_H$


and $SP = SP + 2$.

2 | 3 | 10
 (F.R.R.)
 ✓

b) Conditional
 RC ✓
 RNC ✓
 RE ✓
 RNE ✓
 RM ✓
 RP ✓
 RPE ✓
 RPO ✓


2 | $\frac{1}{3}$ | $\frac{4+2}{10} = 6T$ ← False
 10 ← True

Ex-1




Ex-2 In the following program determine the return address of the Subroutine

LXI D, 705F \Rightarrow DE = 705F



Ex-3 Determine the acc. value after executing the following program



⑤ Machine related, I/O Instruction: III

1) a) NOP No operation


1 | 1 | 4. @ Delay

⑥ To avoid Addr. Relocation.

b) HLT μ is halted

1 | 2 (or) more | 5 (or) more.

E.g. NOP



* HLT:

→ After executing the halt instruction:

(i) it enters into halt acknowledgement machine cycle.

(ii) the Buses are tristated.

(iii) Registers values are uncorrected.


(iv) Either reset (or) interrupt is required to bring the μ out of the halt state.

⇒ As a Good program we have to use



BPI (Break point ~~interrupt~~) instead of HLT *

as it takes less time^{or} than of HLT for executing.


2)
Used in
"I/O mapped
I/O mode".



2 | 3 | 10 (FRT) (4+3+3)



* IN 84_H
OUT F4_H.



Ex-1 After executing the following program determine which port receives the data

MVI A, 87_H. ⇒ A = 87_H

MOV B, A. ⇒ B = 87_H

Ans: PORT 2.

Again: JMP Next

XRA B

OUT PORT 1

HIT

Next: XRA B ~~87H~~ A ⊕ B ⇒ A = 00_H. | 00_H ⊕ 87_H ⇒ 87_H.

JP Again

OUT PORT 2 ← Acc = 87_H

HIT

1000 0111
= 87_H
True False

$\Rightarrow 87_H$ is sent to PORT2.

113

Ex-2 The following Program reads signed no. in 2's Comp. form from port-1 When the execution of the program stops?

Again: In port 1 ~~Port 1~~ \Rightarrow PORT 1 $\rightarrow A = Sxxx xxxx$

16 $\boxed{CY=0}$ $\Rightarrow \boxed{CY=5}$

$\boxed{S=0}$ \rightarrow JNC Again.

\downarrow

R R C If $\boxed{CY=1}$, $\boxed{S=1}$ -ve no.

HLT

\Rightarrow the above program stops the execution. When it reads a -ve no. from port+1.

⑥ Additional Instruction:

① @ DI

Disable Interrupts 11114


\Rightarrow $\left\{ \begin{array}{l} RST 7.5, 6.5, 5.5, \\ INTR \text{ are disabled.} \end{array} \right.$

② EI

Enable Interrupts

11214

\Rightarrow All ints are Enabled.



2) DAA Decimal adjust
Acc
(BCD additions).
1114 \Rightarrow All flags are affected.

$$\begin{array}{r} 27_{10} \\ + 36_{10} \\ \hline 63_{10} \end{array}$$

MVI A, 27.

MVI B, 36

ADD B $\Rightarrow A+B \rightarrow A=50H$

DAA $\Rightarrow A=63$

HLT

$$\begin{array}{r} 27 = 0010 \ 0111 \\ + 36 = + 0011 \ 0110 \\ \hline 0101 \ 1001 \quad \times \\ + 0000 \ 0110 \\ \hline 0110 \ 0011 \\ \hline 6 \quad 3 \\ = 63 \end{array}$$

Ex-1 Determine the PC Value after executing the following program.

LXI H, 8A79 $\Rightarrow HL=8A79$.

MOV A, H $\Rightarrow A \rightarrow 8A$

ADD L $\rightarrow A+L \rightarrow A \rightarrow 8A+79$.

DAA $A \rightarrow 69$.

MOV H, A $H \rightarrow 69$.

PCHL $PC \rightarrow 6979$.

PC = ?

$$\begin{array}{r} 1000 \ 1010 \\ + 0111 \ 1001 \\ \hline 10000 \ 0011 \\ 0110 \ 0110 \\ \hline 0110 \ 1001 \\ 69 \end{array}$$

NOTE: \rightarrow DAA instruction is effective only after add instⁿ it doesn't work for BCD subtraction.

Ex-2 Determine the fn of the following program in B & C Register contain BCD numbers.

MVI A, 99. $\Rightarrow A = 99$.

SUB C $\rightarrow A \rightarrow 99_{10} - C = 9$'s comp. (c)

INR A $\rightarrow A + 1 \rightarrow A \rightarrow 10$'s comp. (cc).

AOD B $\rightarrow B + 10$'s c $\rightarrow A$.

DAA $\rightarrow A \rightarrow B - C$.

HLT \rightarrow

$A \rightarrow B - C$.

Let, B = 64;
C = 42;

$99 - C = 99 - 42 = 57 \rightarrow A$


10's of A $\Rightarrow A = 58H$.

3) a)

SIM (set Interrupt mask):

i) selective disabling Interrupts.


ii) serial output of data.



1	1	4
---	---	---

TRAP

0024H



Any Interrupt is recognized.

* For setting RST 7.5 the required values are $\alpha=1$, masking = 0, $\alpha=1$.

Ex-1 Write instructions to mask RST 6.5 and

RST 5.5.

⇒

MVI A, 0BH.
SIM

⇒ RST 6.5, 5.5 are masked (disabled).

TRAP, RST 7.5
INTR can interrupt

Ex-2 Determine the O/P of the following program.


Start: \rightarrow MVI A, 40H. $\Rightarrow A = 0100\ 0000$
SIM
Call 10msDelay
MVI A, 00H. $\Rightarrow A = 1100\ 0000$
SIM
Call 10msDelay
JMP start.

'0' is sent on SOD pin of μP .
'1' is sent on SOD pin of μP .

b) RIM (Read Interrupt Mask)

(a) To know status of Interrupts.
(b) To read serial input
[on SIO pin of μP].

1/1/4



Ex-1 After executing RIM instruction the accumulator value is BC_H . Determine the status of the interrupt and the serial input.

Ans: $A = BC_H = 1011\ 1100_2$

Serial bit on SIO pin = '1'


Int. enabled

RST 7.5 is masked.

RST 6.5, 5.5 are pending [\because TRAP Int ISR is getting executed]

⇒ In 8085 μ P the interrupts are disabled in the following cases:

- (i) When 'DI' instⁿ is executed.
- (ii) When μ P is Reset.
- (iii) When μ P Recognizes any one interrupt




* Restart Interrupts (Software Interrupts)!!


⇒ RST n ; $n = 0, 1, \dots, 7.$

Instruction	Opcode	Address.
RST 0	C7H	0000H
RST 1	CFH	0008H
RST 2	D7H	0010H
RST 3	OFH	0018H
RST 4	E7H	0020H
RST 5	EFH	0028H
RST 6	F7H	0030H
RST 7	FFH	0038H

Star




⇒ Providing Addr. Location to NVI INTR:



Ex-1: How many times the following loops will be executed?

Assume initially All the flags are cleared.

(a) LXI B, 0002_H Given Z=0.



* Infinite loop [∵ only Arith Instⁿ "DCX B" doesn't affect any flags].

* Exceptions:

- ① $\left. \begin{array}{l} \text{ANA} \\ \text{ORA} \\ \text{XRA} \end{array} \right\} \Rightarrow \boxed{\text{CY} = 0}$
- ② $\left. \begin{array}{l} \text{INX } R_p \\ \text{DCX } R_p \end{array} \right\} \Rightarrow \text{No flags are affected.}$
- ③ $\left. \begin{array}{l} \text{INR } R/M \\ \text{DCR } R/M \end{array} \right\} \Rightarrow \text{'CY' flag is not affected.}$

b) $\text{XRA } A$ given $z=0 \Rightarrow A = 00H \Rightarrow \boxed{Z=1}$

$\text{Imp} \text{ ** } \text{LXI } B, 0002 \Rightarrow B = 0002H$

Loop: $\text{DCX } B \Rightarrow B = 0001H.$

① $z=0 \rightarrow \text{JNZ Loop} \rightarrow \boxed{Z=1}$

② $\downarrow \text{F } z=1$

③ $\downarrow \text{F}$

* only once it is executed.

[$\because \text{XRA } A$ will set the zero flag.]

Ex-2 In the following program, How many times the decrement C instn is executed.

a) $\text{MVI } C, 00H \Rightarrow C = 00H$

Loop: $\boxed{\text{DCR } C}$

$z=0$

① JNZ Loop

$\downarrow \text{F } z=1$ ②

$C = FFH = 255_{10}$


$C = FEH = 254_{10}$

$C = 00H = 0_{10}$

$(z=1) \Rightarrow$

* DCR C is executed 256 times.

b) $\left. \begin{array}{l} \text{MVI B, 255}_{10} \\ \text{MVI C, 255}_{10} \end{array} \right\} B = C = 255_{10}$




Ans: $(1 \times 255) + (254 \times 256)$ times.

* 1st time \Rightarrow 255 times.

* Remaining 254 times \Rightarrow 256 times

Hence, $(1 \times 255) + (254 \times 256)$

c) $\left. \begin{array}{l} \text{MVI B, 255}_{10} \\ \text{MVI C, 255}_{10} \end{array} \right\} B = C = 255_{10}$




⇒ PC is executed

255 X 255 times

123

★ Addressing Modes:

⇒ It is the method of specifying the operand in an instruction.



* 5 Types of addressing modes:

- ① Register
- ② Direct
- ③ Register Indirect
- ④ Immediate
- ⑤ Implicit / Implied.

⊗

① Register Addressing Mode:

\Rightarrow Regs | R_p

Eg. (i) MOV C, A

$\rightarrow A \rightarrow C$

(ii) ADD R


$\rightarrow A + R \rightarrow R$

(iii) DAD R_p

$\rightarrow HL + R_p \rightarrow HL.$

② Direct Addressing Mode:


\rightarrow It involves memory access.

e.g.: (i) LDA 2540 \Rightarrow  $A \Rightarrow$ Direct.

^{memory}
 \rightarrow Address is given directly.

③ Register Indirect Addressing Mode:


\rightarrow memory Address is specified by R_p & R.

e.g.: (i) LDAX B \Rightarrow BC = 8250H
 $A.$

So, Reg indirect.

(ii) Push H \Rightarrow SP = A000H. \Rightarrow Reg. Indirect

125



④ Immediate Addressing Mode:

\Rightarrow Source operand is always 8 bit / 16 bit value.

E.g. : (i) MVI C, 32 \Rightarrow 32 \rightarrow C

(ii) ADI 45 \Rightarrow A + 45 \rightarrow A.

(iii) LXI B, 1020H \Rightarrow 1020H \rightarrow BC

(iv) XRI 30H \Rightarrow A \oplus 30 \rightarrow A.


⑤ Implicit / Implied Addressing Mode:

\Rightarrow Source and destination are predefined.

E.g. RAL, RAR, CMA, CMC, STC, PCHL,
XCHG, PCHL, XTHL.

Ex-1 Determine the addressing modes of the following instructions:

1) LHLD 9A00. \rightarrow Direct




2) MOV C, M \rightarrow Reg. Indirect

3) NOP/HLT \rightarrow ~~Implicit~~ ~~Implied~~ No Addr. mode. ✓

4) JMP 8250 \rightarrow 8250 \rightarrow PC \rightarrow Immediate

5) MVI M, 32. \Rightarrow Reg. Indirect and also Immediate.

✓ 6) RET. \Rightarrow Reg. Indirect.



✓ 7) CALL 3800 \Rightarrow Reg. Indirect / Immediate.

8) DAA \Rightarrow Implied.

P) Which of the following Instⁿ is getting executed given the following:

Address : 4040_H

Data : 44_H

If mapped $\overleftarrow{\text{IO}}$ $\overleftarrow{\text{IO}} \mid \overline{\text{M}}$: 1

X $\overline{\text{RD}}$: 1

Writing $\leftarrow \overleftarrow{\text{WR}}$: 0.

(a) IN 40_H

(b) IN 44_H.

✓ (c) OUT 40_H

(d) OUT 44_H

P) Which of the following will store the value of accumulator into a output device, whose address is $\boxed{\text{F250}_{\text{H}}} \rightarrow$ mem. mapped I/O

(i) LXI H, F250
MOV A, M

(iii) LXI H, F250
OUT F250

(ii) LXI H, F250
OUT M

✓ (iv) LXI H, F250
MOV M, A.

$\rightarrow A \rightarrow M$

A \rightarrow i.e. output device.

* Delay Program:

1) MVI B, FF

T-States

7T

Loop: DCR B

4T

JNZ Loop.

7T / 10T ← True

≈ 10T

$$\Rightarrow T_D = T_0 + T_L;$$

T_0 = Delay outside Loop.

$$T_0 = 7T = (7 \times 320\text{ns})$$

T_L = Delay within the loop.

$$= (\text{Count}_{10} \times \text{NO. of T-states in loop} \times T)$$

$$T_L = (255_{10} \times 14 \times 320\text{ns})$$

$$\therefore T_D = (7 \times 320\text{ns}) + (255 \times 14 \times 320\text{ns}) - (3 \times 320\text{ns})$$

↑
correction.

2) LXI B, FFFF_h 10T

Loop: DCX B

6T

MOV A, C

4T

ORA B

4T

JNZ Loop

10T / 9T

↓ 2=1

True False

$$\Rightarrow T_0 = 10T = [10 \times 320ns]$$


$$T_L = [Count_{10} \times 24T]$$

$$= [65,535 \times 24 \times 320ns]$$

$$\therefore T_D = T_0 + T_L$$

$$T_D = [10 \times 320ns] + [65,535 \times 24 \times 320ns].$$

* Nested loop: (Loop within loop).



$$T_D = [21T + T_{L1}] Count_{2,10} + [7 \times 320ns] - [Count_2 \times 3T] - [3T].$$

Where $T_{L1} = [Count_{1,10} \times 14 \times 320ns]$

$$* T_D = (21T + T_{L1}) Count_{2,10} + (7 \times 320ns) - [Count_2 + 1] 3T.$$

→ JNZ Loop 1 is false Count 2 times. 129

⇒ Subtract [Count 2 × 3T].

JNZ loop 2 is false only one time.

⇒ Subtract 3T.

* General Points:

- ① (a) 1-Byte unconditional CALL Instruction = RSTn
(b) 1-Byte unconditional JMP Instruction = PCHL

② The PMA input Hold is having the preference over non-maskable interrupt TRAP.

③ Up Checks the ready pin in 'T₂' state of each machine cycle. If it finds it as 'zero' it inserts wait T-states betⁿ T₂ & T₃ until the ready becomes one.

④ How to shift 16 bit data towards left by 1 bit?

⇒ i) Store 16 bit no. into HL pair.

ii) Use DAD H instruction.

$$\begin{array}{rcl} \text{HL} & = & 0000 \quad 0000 \quad 0000 \quad 0100_2 = 4_{10} \\ + \text{HL} & = & 0000 \quad 0000 \quad 0000 \quad 1000_2 = 8_{10} \\ \hline \text{HL} & = & \end{array}$$

⑤ In I/O mapped I/O Mode can we give the same address to a input device and output device?

\Rightarrow Yes, because they can be recognized based on their control signals. Hence, in this mode we can connect 256 input devices and 256 output devices in total 512.

Input Device

Addr = F4H

Output Device

Addr = F4H

① Address $\Rightarrow \boxed{A_7 - A_0} = F4H \mid A_{15} - A_8 = F4H$

② Control signal $\Rightarrow \begin{cases} I/O \bar{M} = 1 \\ \overline{WR} = 0 \end{cases} \rightarrow \text{output device.}$

③ Data

8085
MP